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Project Objectives
Goal: To fabricate and characterize n-channel ferroelectric field-effect
transistors (FeFETs) in-house at RIT
• Integrate McGlone/Anderson’s FeFET process flow with Eschle/Gonta’s Al:HfO2
ALD studies to make in-house n-channel FeFET process flow/devices
• Measure IV characteristics of fabricated devices
• Investigate impact of threshold voltage adjustment implants on devices/memory
window

• Compare in-house deposited ferroelectric films to those deposited at NaMLab
in terms of observed memory window

Background on Ferroelectrics
• Ferroelectric (FE) materials are
piezoelectric materials with a noncentro symmetric lattice
• FEs become polarized in the
presence of an electric field and
retain polarized charge when bias
is removed
• Consequently, FEs exhibit
hysteretic behavior in their
polarization v. voltage
characteristics
• The observed bi-stability makes
FEs a popular candidate for nonvolatile memory applications
(namely FeFETs)
• Modern FeFETs utilize doped HfO2
FEs and provide for simple, 1T
memory cell design and
nanosecond read/write speeds [1]

Process Flow and Processing Splits
Proposed n-channel FeFET Process

The n-channel FeFET process is a non-self-aligned MOS process
that utilizes many, mature CMOS processes from the MCEE 550
course. It includes:

Alignment Mark Formation
LOCOS Growth
Active Region Definition
Vt Adjustment and S/D
Implant
• Dielectric ALD
• Gate Definition
• Metal Deposition &
Patterning
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Fabricated transistors exhibit high off-state leakage current (μA range),
the following was done to determine a cause:
• Wafer type was first
verified using “hot-probe”
methodology
• Wafer mapping was
performed to determine
whether leakage
was
200 nm
localized
• Parasitic IV characteristics
were measured between
source and drain for single
and adjacent devices
• The latter suggests
improper n-type junction
formation in source/drain
regions

200 nm

Device Revival Plan

FeFET devices (top) and a close-up,
6μm channel length device (bottom)

Processing Splits Investigated in this Work:

Conclusions and Future Work
Conclusions:

Results are presented for Al:HfO2 FE samples fabricated at RIT and NaMLab

Previous Work at RIT
• N-channel, Si-doped HfO2 FeFETs fabricated by Joe
McGlone and NaMLab in 2016
• Devices exhibit a memory window (MW) of ~0.6V
• Depletion-mode IV observed in on-state
• Al:HfO2 capacitors fabricated by Josh Eschle and Casey
Gonta in 2017/18 with in-house ALD
• FE and anti-FE (AFE) varieties demonstrated

Initial Results
Threshold Adjustment Implants:

Polarization [µC/cm2]

• 2 of 3 FE samples

Voltage [V]

Eschle/Gonta Al:HfO2 Capacitors with Varying
Aluminum Concentrations show AFE (left) and
FE (right) PV Characteristics [3]

• Improper source/drain formation is a strong candidate for the off-state leakage
observed in fabricated FeFETs
• Ferroelectricity has been demonstrated in 2 of 3 samples fabricated at RIT
• Threshold adjustment was observed to have negligible impact on memory window
• Extracted threshold voltage shifts differ from those theoretically predicted, oxide
charges may be present and/or the permittivity of the film may need additional
modeling
Future Work: Integration of modern CMOS processing techniques such as monolayer
doping (MLD) and low-temperature silicide contacts would be beneficial. The ability to
deposit ferroelectric films at RIT also opens the door for additional device
architectures such as ferroelectric tunnel junctions (FTJs) and negative-capacitance
FETs (NC-FETs)
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